
Network-on-Chip: Power Optimization Architecture Mapping based on Global Interconnection Links
Author(s) -
EI Sayed M. Saad,
Medhat Awadalla,
SamehA. Salem,
Ahmed M. Mostafa
Publication year - 2011
Publication title -
international journal of computer and electrical engineering
Language(s) - Uncategorized
Resource type - Journals
ISSN - 1793-8163
DOI - 10.7763/ijcee.2011.v3.329
Subject(s) - computer science , interconnection , architecture , computer architecture , chip , power (physics) , embedded system , network architecture , distributed computing , computer network , telecommunications , art , physics , quantum mechanics , visual arts