Experimental and theoretical analyses of gate oxide and junction reliability for 4H-SiC MOSFET under short-circuit operation
Author(s) -
Junjie An,
Masaki Namai,
Noriyuki Iwamuro
Publication year - 2016
Publication title -
japanese journal of applied physics
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.487
H-Index - 129
eISSN - 1347-4065
pISSN - 0021-4922
DOI - 10.7567/jjap.55.124102
Subject(s) - gate oxide , mosfet , materials science , thermal runaway , oxide , junction temperature , optoelectronics , short circuit , reliability (semiconductor) , thermal , robustness (evolution) , electrical engineering , electronic engineering , engineering , voltage , thermodynamics , chemistry , physics , transistor , power (physics) , metallurgy , biochemistry , battery (electricity) , gene
In this study, the experimental evaluation and numerical analysis of the short-circuit capability of the 1200 V SiC MOSFET with a thin gate oxide layer were carried out. Two different failures, including the gate oxide breakdown and thermal runaway of the device caused by the high gate electric field and elevated lattice temperature, were initially investigated and their critical temperature points for two failure modes were accurately extrapolated by solving the thermal diffusion equation; the obtained results are in good agreement with simulation results. It was confirmed that short-circuit robustness depends not only on thermal properties of the material but also on dimensional parameters of the device and that the heat is the dominant factor that causes device failure during short-circuit transient
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom