z-logo
open-access-imgOpen Access
FPGA based Improved Hardware Implementation of Booth Wallace Multiplier using Handel C
Author(s) -
Santosh A. Shinde,
Rajanish K. Kamat
Publication year - 1970
Publication title -
elektronika ir elektrotechnika
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.224
H-Index - 26
eISSN - 2029-5731
pISSN - 1392-1215
DOI - 10.5755/j01.eee.109.3.174
Subject(s) - field programmable gate array , multiplier (economics) , computer science , arithmetic , embedded system , multiplication (music) , computer hardware , parallel computing , mathematics , combinatorics , economics , macroeconomics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom