Multithreshold MOS Current Mode Logic Based Asynchronous Pipeline Circuits | Zendy

Kirti Gupta | Zendy; Neeta Pandey | Zendy; Maneesha Gupta | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

Multithreshold MOS Current Mode Logic Based Asynchronous Pipeline Circuits

Author(s) -

Kirti Gupta,

Neeta Pandey,

Maneesha Gupta

Publication year - 2012

Publication title -

isrn electronics

Language(s) - English

Resource type - Journals

ISSN - 2090-8679

DOI - 10.5402/2012/529194

Subject(s) - electronic circuit , pipeline (software) , electronic engineering , asynchronous communication , computer science , adiabatic circuit , cmos , pass transistor logic , current mode logic , asynchronous circuit , fifo (computing and electronics) , logic gate , electrical engineering , clock signal , engineering , computer hardware , digital electronics , synchronous circuit , telecommunications , programming language

Multithreshold MOS Current Mode Logic (MCML) implementation of asynchronous pipeline circuits, namely, a C-element and a double-edge triggered flip-flop is proposed. These circuits use multiple-threshold MOS transistors for reducing power consumption. The proposed circuits are implemented and simulated in PSPICE using TSMC 0.18 μm CMOS technology parameters. The performance of the proposed circuits is compared with the conventional MCML circuits. The results indicate that the proposed circuits reduce the power consumption by 21 percent in comparison to the conventional ones. To demonstrate the functionality of the proposed circuits, an asynchronous FIFO has also been implemented.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research