z-logo
open-access-imgOpen Access
Microprocessor Compatible PWM Generator Implement on FPGA
Author(s) -
B. Nagarjun Singh,
Prashant Kumar,
Arijit Roy,
Debarshi Datta
Publication year - 2017
Publication title -
international journal of computer applications
Language(s) - English
Resource type - Journals
ISSN - 0975-8887
DOI - 10.5120/ijca2017916065
Subject(s) - microprocessor , computer science , generator (circuit theory) , field programmable gate array , pulse width modulation , embedded system , computer hardware , electrical engineering , voltage , power (physics) , physics , quantum mechanics , engineering
This paper is concerned about microprocessor compatible PWM generator architecture by using Field Programmable Gate Array (FPGA). In PWM the variation of duty cycle change the width of the pulse. The PWM generator (PWMG) is interfaced to the bus of a microprocessor. The microprocessor initiates PWMG to specify duty cycle. The duty cycle remain unchanged until new data available to the PWMG from microprocessor unit. The output signal of PWMG is logic “1” and logic “0” for a specific time period. The architecture has been designed with VHDL code and verified using Xilinx ISE Design Suite 14.7. The design is successfully implemented on SPRATAN-6 FPGA board. The operating frequency of this proposed architecture is of 292.650MHz.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom