z-logo
open-access-imgOpen Access
Design and Implementation of Low Power 32 Bit Arithmetic Logic Unit
Author(s) -
Nazia Khan,
Pankaj Soni
Publication year - 2017
Publication title -
international journal of computer applications
Language(s) - English
Resource type - Journals
ISSN - 0975-8887
DOI - 10.5120/ijca2017914062
Subject(s) - computer science , arithmetic , bit (key) , arithmetic logic unit , unit (ring theory) , power (physics) , computer hardware , mathematics education , computer security , mathematics , physics , quantum mechanics
This paper presents the construction of 32‐bit ALU (Arithmetic Logical Unit) using VHDL. The main intention to design 32 bit ALU to defeat the area and power of the design. Which is a digital circuit that executes Arithmetic Logic Unit. ALU is a fundamental building block of the central processing unit (CPU) of a computer, and even the simplest microprocessors contain one for purposes such as maintaining timers. The coding will be written in VHDL and verified in I-Sim. After the coding the synthesis of the code was performed using Xilinx-ISE. Synthesis tool ISE 14.7. The ALU executes the desired operation and generates the result consequently. This designed put away very less area and only 193 LUTs occupy out of 10944 LUTs.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom