A Dynamic Hybrid Cache Coherency Protocol for Shared-Memory MPSoC Architectures | Zendy

Hajer Chtioui | Zendy; S. Niar Lamih | Zendy; Rabie Ben Atitallah | Zendy; M. Zahren | Zendy; J-L. Dekeyser | Zendy; Mohamed Abid | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

A Dynamic Hybrid Cache Coherency Protocol for Shared-Memory MPSoC Architectures

Author(s) -

Hajer Chtioui,

S. Niar Lamih,

Rabie Ben Atitallah,

M. Zahren,

J-L. Dekeyser,

Mohamed Abid

Publication year - 2012

Publication title -

international journal of computer applications

Language(s) - English

Resource type - Journals

ISSN - 0975-8887

DOI - 10.5120/7172-9801

Subject(s) - computer science , mpsoc , cache , protocol (science) , mesi protocol , parallel computing , computer architecture , mesif protocol , cache coherence , cpu cache , embedded system , cache algorithms , multiprocessing , medicine , alternative medicine , pathology

Multi-Processor System-on-Chip (MPSoC) have become an essential solution for embedded applications. In this paper we focus on MPSoCs using shared-memory programming model, which facilitates the programmer task. Moreover, one of the main factors affecting the performance of such systems is the management of cache coherency problem. In this context, we propose a new cache-coherency protocol. The proposed protocol is able to dynamically adapt its functioning mode according to variations in application memory access patterns. Experimental results show that with four cores, the new protocol reduces the number of cache misses by 77%, which results in 20% reduction in execution time and 34% decrease in the total energy consumption.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research