Linearized Phase Detector Zero Crossing DPLL Performance Evaluation in Faded Mobile Channels
Author(s) -
Qassim Nasir,
Saleh R. AlAraji
Publication year - 2011
Publication title -
circuits and systems
Language(s) - English
Resource type - Journals
eISSN - 2153-1293
pISSN - 2153-1285
DOI - 10.4236/cs.2011.23021
Subject(s) - dpll algorithm , phase locked loop , phase detector , fading , control theory (sociology) , phase (matter) , loop (graph theory) , zero crossing , additive white gaussian noise , channel (broadcasting) , delay locked loop , mathematics , physics , electronic engineering , computer science , engineering , phase noise , telecommunications , electrical engineering , voltage , control (management) , quantum mechanics , artificial intelligence , combinatorics
Zero Crossing Digital Phase Locked Loop with Arc Sine block (AS-ZCDPLL) is used to linearize the phase difference detection, and enhance the loop performance. The loop has faster acquisition, less steady state phase error, and wider locking range compared to the conventional ZCDPLL. This work presents a Zero Crossing Digital Phase Locked Loop with Arc Sine block (ZCDPLL-AS). The performance of the loop is analyzed under mobile faded channel conditions. The mobile channel is assumed to be two path fading channel corrupted by additive white Gaussian noise (AWGM). It is shown that for a constant filter gain, the frequency spread has no effect on the steady state phase error variance when the loop is subjected to a phase step. For a frequency step and under the same conditions, the effect on phase error is minimal
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom