z-logo
open-access-imgOpen Access
Single event multiple upset-tolerant SRAM cell designs for nano-scale CMOS technology
Author(s) -
Ramin Rajaei,
Bahar Asgari,
Mahmoud Tabandeh,
Mahdi Fazeli
Publication year - 2017
Publication title -
turkish journal of electrical engineering and computer sciences
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.225
H-Index - 30
eISSN - 1303-6203
pISSN - 1300-0632
DOI - 10.3906/elk-1502-124
Subject(s) - static random access memory , soft error , robustness (evolution) , single event upset , dice , cmos , overhead (engineering) , computer science , embedded system , electronic engineering , engineering , computer hardware , mathematics , biochemistry , chemistry , geometry , gene , operating system
In this article, two soft error tolerant SRAM cells, the so-called RATF1 and RATF2, are proposed and evaluated. The proposed radiation hardened SRAM cells are capable of fully tolerating single event upsets (SEUs). Moreover, they show a high degree of robustness against single event multiple upsets (SEMUs). Over the previous SRAM cells, RATF1 and RATF2 offer lower area and power overhead. The Hspice simulation results through comparison with some prominent and state-of-the-art soft error tolerant SRAM cells show that our proposed robust SRAM cells have smaller area overhead (RAFT1 offers 58% smaller area than DICE), lower power delay product (RATF1 offers 231.33% and RATF2 offers 74.75% lower PDP compared with DICE), much more soft error robustness, and larger noise margins.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom