FPGA Implementations of Single-Multiplier Digital Sine-Cosine Wave Generators | Zendy

Jassim M. Abdul-Jabbar | Zendy; Noor Qaqos | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

FPGA Implementations of Single-Multiplier Digital Sine-Cosine Wave Generators

Author(s) -

Jassim M. Abdul-Jabbar,

Noor Qaqos

Publication year - 2012

Publication title -

maǧallaẗ al-handasaẗ al-rāfidayn

Language(s) - English

Resource type - Journals

eISSN - 2220-1270

pISSN - 1813-0526

DOI - 10.33899/rengj.2012.47147

Subject(s) - cordic , sine , field programmable gate array , trigonometric functions , multiplier (economics) , computer science , implementation , discrete cosine transform , sine wave , signal generator , mathematics , computer hardware , electronic engineering , chip , electrical engineering , engineering , telecommunications , voltage , geometry , artificial intelligence , economics , image (mathematics) , macroeconomics , programming language

This paper presents four different realizations of single-multiplier sine-cosine generators based on second-order digital filter structure. FPGA implementations of these four realizations are carried out on FPGA Spartan-3E Kit. Implementation results are compared from the view points of utilization resources and maximum frequency of operation. Another comparison is made between one of implementations of the derived structures and other two recent CORDIC-based implementations. The comparison results indicate that smaller chip area can be achieved in the case of the proposed structure of the sine-cosine generator. In addition, such structure can operate with higher circuit frequency as compared with the two others.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research