Open Access4 Maximum Likelihood Decoder for Variable Length Codes
Author(s) -
Syed Misbahuddin,
Mohammed T. Simsim
Publication year - 2012
Publication title -
sir syed university research journal of engineering and technology
Language(s) - English
Resource type - Journals
eISSN - 2415-2048
pISSN - 1997-0641
DOI - 10.33317/ssurj.v1i1.69
Subject(s) - synchronizing , algorithm , decoding methods , computer science , variable (mathematics) , binary number , synchronization (alternating current) , coding (social sciences) , sequence (biology) , channel (broadcasting) , arithmetic , theoretical computer science , mathematics , statistics , telecommunications , transmission (telecommunications) , mathematical analysis , biology , genetics
Variable Length Codes (VLC) are used to transfer same amount of digital information in relatively short period of time. In variable length coding, the characters with higher probability of occurrence are assigned shorter bits sequence and the characters with less probability of occurrence are assigned relatively longer bits sequence. However, due to variable length nature of codes, the decoding circuitry at the receiving end loses the synchronization due to single or multiple bit inversions. This typically happens when data is transmitted through a Binary Symmetric Channel (BSC). This paper investigates synchronizing scheme to control the error propagation due to single or multiple bit inversions through BSC. The hardware implementation of the proposed algorithm has been presented using a hardware description language. The functional level simulation of the implementation is discussed to test the proposed algorithm.