Design and Simulation of Ring Network-on-Chip for Different Configured Nodes
Author(s) -
Arpit Jain,
Rakesh Kumar Dwivedi,
Hammam Alshazly,
Adesh Kumar,
Sami Bourouis,
M. Kaur
Publication year - 2021
Publication title -
computers, materials and continua/computers, materials and continua (print)
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.788
H-Index - 40
eISSN - 1546-2226
pISSN - 1546-2218
DOI - 10.32604/cmc.2022.023017
Subject(s) - field programmable gate array , network on a chip , crossbar switch , node (physics) , scalability , embedded system , routing (electronic design automation) , computer science , interconnection , system on a chip , virtex , chip , computer hardware , engineering , computer network , telecommunications , structural engineering , database
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom