z-logo
open-access-imgOpen Access
Design and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
Author(s) -
Maryam Sistanizadeh,
Reza Hosseini
Publication year - 2021
Publication title -
journal of iranian association of electrical and electronics engineers
Language(s) - English
Resource type - Journals
eISSN - 2676-6086
pISSN - 2676-5810
DOI - 10.29252/jiaeee.18.1.81
Subject(s) - bit (key) , cmos , arithmetic , unit (ring theory) , arithmetic logic unit , computer science , computer hardware , logic gate , 8 bit , computer architecture , engineering , electronic engineering , mathematics , mathematics education , computer security

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom