AN ASYMMETRICAL BULK CMOS SWITCH FOR 2.4 GHZ APPLICATION
Author(s) -
Lang Chen,
Yebing Gan
Publication year - 2017
Publication title -
progress in electromagnetics research letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.245
H-Index - 33
ISSN - 1937-6480
DOI - 10.2528/pierl17010905
Subject(s) - cmos , optoelectronics , materials science , electrical engineering , electronic engineering , engineering
A novel asymmetrical single-pole double-throw (SPDT) switch for 2.4 GHz application with high power handle ability is developed. The novel asymmetrical topology is discussed. To increase the power capacity, ac-floating and dc-bias techniques are used. Using these techniques, a switch achieves a measured P1dB of 20.5 dBm, an insertion loss (IL) of 1.16 dB and an isolation loss of 20.8 dB in TX mode; an insertion loss of 1.57 dB and isolation of 21.6 dB in RX mode. The circuit is fabricated using 3.3-V 0.35-μm DNW NMOS transistors in 0.18-μm bulk CMOS process.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom