Multiple-valued regenerative CMOS logic circuits with high-impedance output state | Zendy

Dušanka Bundalo | Zendy; Branimir Djordjevic | Zendy; Zlatko Bundalo | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

Multiple-valued regenerative CMOS logic circuits with high-impedance output state

Author(s) -

Dušanka Bundalo,

Branimir Djordjevic,

Zlatko Bundalo

Publication year - 2006

Publication title -

facta universitatis - series electronics and energetics

Language(s) - English

Resource type - Journals

eISSN - 2217-5997

pISSN - 0353-3670

DOI - 10.2298/fuee0601039b

Subject(s) - cmos , electronic circuit , electronic engineering , computer science , high impedance , logic family , pass transistor logic , state (computer science) , resistor–transistor logic , logic gate , electrical impedance , logic synthesis , electrical engineering , digital electronics , engineering , algorithm

Principles and possibilities of synthesis and design of mul tiple-valued (MV) regenerative CMOS logic circuits with high-impedance output state and any logic basis are proposed and described in the paper. Two principles of synthe- sis and implementation of CMOS regenerative multiple-valued logic circuits with high-impedance output state are proposed and described: the simple circuits and the buffer/driver circuits. The schemes of such circuits are gi ven and analyzed by com- puter simulations. Some of computer simulation results confirming descriptions and conclusions are also given in the paper.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research