z-logo
open-access-imgOpen Access
Mitigation of cache memory using an embedded hard-core PPC440 processor in a Virtex-5 Field Programmable Gate Array.
Author(s) -
Mark Learn
Publication year - 2010
Language(s) - English
Resource type - Reports
DOI - 10.2172/984165
Subject(s) - field programmable gate array , computer science , embedded system , virtex , cache , multi core processor , computer architecture , parallel computing

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom