z-logo
open-access-imgOpen Access
Collective Memory Transfers for Multi-Core Chips
Author(s) -
George Michelogiannakis,
Alexander Williams,
John Shalf
Publication year - 2013
Publication title -
osti oai (u.s. department of energy office of scientific and technical information)
Language(s) - Uncategorized
Resource type - Reports
DOI - 10.2172/1164908
Subject(s) - computer science , cas latency , instruction prefetch , memory controller , dram , embedded system , parallel computing , registered memory , interleaved memory , chip , scheduling (production processes) , multi core processor , computer hardware , cache , semiconductor memory , memory management , engineering , telecommunications , operations management

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom