z-logo
open-access-imgOpen Access
Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog
Author(s) -
Himanshu Jain,
Natasha Sharygina,
Daniel Kroening,
Edmund Clarke
Publication year - 2005
Language(s) - English
Resource type - Reports
DOI - 10.21236/ada470547
Subject(s) - predicate abstraction , computer science , programming language , predicate (mathematical logic) , verilog , abstraction , embedded system , model checking , philosophy , epistemology , field programmable gate array

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom