Programming Processor Interconnection Structures
Author(s) -
Lawrence Snyder
Publication year - 1981
Publication title -
purdue e-pubs (purdue university system)
Language(s) - English
Resource type - Reports
DOI - 10.21236/ada109294
Subject(s) - interconnection , computer science , parallel computing , computer architecture , computer network
: Parallel computer architecture complicates the already difficult task of parallel programming in many ways, e.g., by a rigid interconnection structure, addressing complexity, and the shape and size mismatches. The CHiP computer is a new architecture that reduces these complications by permitting the processor interconnection structure to be programmed. This new kind of programming is explained. Algorithms are presented for several interconnection patterns including the torus and the complete binary tree and general embedding strategies are identified. (Author)
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom