z-logo
open-access-imgOpen Access
High speed DRAM transceiver design for low voltage applications with process and temperature variation-aware calibration
Author(s) -
Yongsuk Choi
Publication year - 2016
Language(s) - English
Resource type - Dissertations/theses
DOI - 10.17760/d20236967
Subject(s) - dram , process variation , bandwidth (computing) , electronic engineering , channel (broadcasting) , signal integrity , transceiver , computer science , voltage , power consumption , low voltage , low power electronics , computer hardware , electrical engineering , engineering , power (physics) , cmos , telecommunications , printed circuit board , physics , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom