z-logo
open-access-imgOpen Access
A high-speed low-power modulo 2ⁿ+1 multiplier design using carbon-nanotube technology
Author(s) -
Qi He
Publication year - 2012
Language(s) - Uncategorized
Resource type - Dissertations/theses
DOI - 10.17760/d20002537
Subject(s) - adder , carbon nanotube field effect transistor , cmos , power–delay product , multiplier (economics) , carry save adder , multiplexer , serial binary adder , computer science , electronic engineering , computer hardware , electrical engineering , transistor , multiplexing , engineering , voltage , field effect transistor , economics , macroeconomics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom