AI Assistant
Blog
Pricing
Log In
Sign Up
A 45nm CMOS, low jitter, all-digital delay locked loop with a circuit to dynamically vary phase to achieve fast lock
Details
Cite
Export
Add to List
The content you want is available to Zendy users.
Already have an account? Click
here.
to sign in.
