z-logo
open-access-imgOpen Access
Phase unwrapping on recongurable hardware and graphics processors
Author(s) -
Sherman Braganza
Publication year - 2008
Language(s) - English
Resource type - Dissertations/theses
DOI - 10.17760/d10017252
Subject(s) - computer science , hardware acceleration , field programmable gate array , preconditioner , rendering (computer graphics) , graphics processing unit , computation , graphics , graphics pipeline , computational science , opengl , computer graphics (images) , process (computing) , parallel computing , computer hardware , algorithm , artificial intelligence , visualization , 3d computer graphics , iterative method , operating system

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom