Nanophotonic Interconnects and 3D-stacked Technology for Future Many-core Architectures
Author(s) -
Xiang Zhang,
Ahmed Louri
Publication year - 2009
Publication title -
citeseer x (the pennsylvania state university)
Language(s) - English
Resource type - Conference proceedings
DOI - 10.1364/fio.2009.fwl5
Subject(s) - photonics , nanophotonics , silicon photonics , computer science , bandwidth (computing) , optoelectronics , power consumption , electronic engineering , materials science , telecommunications , power (physics) , physics , engineering , quantum mechanics
We explore silicon photonics and 3D stacked technology to implement a photonic network-on-chips. The proposed scheme provides 2.56 Tb/sec bandwidth with a much reduced power consumption and latency compared to any leading on-chip photonic networks.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom