AI Assistant
Blog
Pricing
Log In
Sign Up
A novel technique to minimize stand by leakage power in nanoscale CMOS VLSI
Details
Cite
Export
Add to List
The content you want is available to Zendy users.
Already have an account? Click
here.
to sign in.