z-logo
open-access-imgOpen Access
Performance Improvement of 4-Bit Static CMOS Carry Look-Ahead Adder Using Modified Circuits for Carry Propagate and Generate Terms
Author(s) -
Mehedi Hasan,
Moumita Sadia Islam,
Muhtasim Rafid Ahmed
Publication year - 2019
Publication title -
science journal of circuits systems and signal processing
Language(s) - English
Resource type - Journals
eISSN - 2326-9073
pISSN - 2326-9065
DOI - 10.11648/j.cssp.20190802.16
Subject(s) - adder , serial binary adder , carry save adder , power–delay product , carry (investment) , 4 bit , computer science , propagation delay , transistor count , cmos , electronic engineering , transistor , electronic circuit , cadence , power (physics) , arithmetic , mathematics , electrical engineering , engineering , economics , physics , voltage , quantum mechanics , finance

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom