Designing Deep Learning Hardware Accelerator and Efficiency Evaluation | Zendy

Zhi Qi | Zendy; Weijian Chen | Zendy; Rizwan Ali Naqvi | Zendy; Kamran Siddique | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

Designing Deep Learning Hardware Accelerator and Efficiency Evaluation

Author(s) -

Zhi Qi,

Weijian Chen,

Rizwan Ali Naqvi,

Kamran Siddique

Publication year - 2022

Publication title -

computational intelligence and neuroscience

Language(s) - English

Resource type - Journals

SCImago Journal Rank - 0.605

H-Index - 52

eISSN - 1687-5273

pISSN - 1687-5265

DOI - 10.1155/2022/1291103

Subject(s) - field programmable gate array , computer science , graphics processing unit , convolutional neural network , efficient energy use , convolution (computer science) , computation , energy consumption , deep learning , computer architecture , embedded system , hardware acceleration , field (mathematics) , graphics , computer hardware , parallel computing , computer engineering , artificial neural network , artificial intelligence , algorithm , ecology , mathematics , pure mathematics , electrical engineering , biology , engineering , computer graphics (images)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research