z-logo
open-access-imgOpen Access
A Low-Power Ultrawideband Low-Noise Amplifier in 0.18 μm CMOS Technology
Author(s) -
JunDa Chen
Publication year - 2013
Publication title -
active and passive electronic components
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.144
H-Index - 22
eISSN - 1026-7034
pISSN - 0882-7516
DOI - 10.1155/2013/953498
Subject(s) - amplifier , cmos , electrical engineering , low noise amplifier , physics , noise figure , chip , noise (video) , voltage , impedance matching , electronic engineering , computer science , electrical impedance , topology (electrical circuits) , optoelectronics , engineering , artificial intelligence , image (mathematics)
This paper presents an ultrawideband low-noise amplifier chip using TSMC 0.18 μm CMOS technology. We propose a UWB low noise amplifier (LNA) for low-voltage and low-power application. The present UWB LNA leads to a better performance in terms of isolation, chip size, and power consumption for low supply voltage. This UWB LNA is designed based on a current-reused topology, and a simplified RLC circuit is used to achieve the input broadband matching. Output impedance introduces the LC matching method to reduce power consumption. The measured results of the proposed LNA show an average power gain (S21) of 9 dB with the 3 dB band from 3 to 5.6 GHz. The input reflection coefficient (S11) less than −9 dB is from 3 to 11 GHz. The output reflection coefficient (S22) less than −8 dB is from 3 to 7.5 GHz. The noise figure 4.6–5.3 dB is from 3 to 5.6 GHz. Input third-order-intercept point (IIP3) of 2 dBm is at 5.3 GHz. The dc power consumption of this LNA is 9 mW under the supply of a 1 V supply voltage. The chip size of the CMOS UWB LNA is 1.03×0.78 mm2 in total

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom