Open AccessWave Pipelining Using Self Reset Logic
Author(s) -
Miguel E. Litvin,
S. Mourad
Publication year - 2008
Publication title -
vlsi design
Language(s) - English
Resource type - Book series
eISSN - 1065-514X
pISSN - 1026-7123
ISBN - 1-4244-0395-2
DOI - 10.1155/2008/738983
Subject(s) - reset (finance) , computer science , logic gate , logic family , implementation , electronic engineering , cmos , sequential logic , pass transistor logic , process (computing) , throughput , logic optimization , logic synthesis , power (physics) , computer architecture , voltage , computer engineering , parallel computing , algorithm , transistor , electrical engineering , engineering , telecommunications , physics , quantum mechanics , financial economics , economics , wireless , programming language , operating system
This study presents a novel design approach combining wave pipelining and self reset logic, which provides an elegant solution at high-speed data throughput with significant savings in power and area as compared with other dynamic CMOS logic implementations. To overcome some limitations in SRL art, we employ a new SRL family, namely, dual-rail self reset logic with input disable (DRSRL-ID). These gates depict fairly constant timing parameters, specially the width of the output pulse, for varying fan-out and logic depth, helping accommodate process, supply voltage, and temperature variations (PVT). These properties simplify the implementation of wave pipelined circuits. General timing analysis is provided and compared with previous implementations. Results of circuit implementation are presented together with conclusions and future work
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom