Impact of Scaling on CMOS Chip Failure Rate, and Design Rules for Hot Carrier Reliability
Author(s) -
A. Haggag,
William E. McMahon,
K. Hess,
Björn Fischer,
Leonard F. Register
Publication year - 2001
Publication title -
vlsi design
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.123
H-Index - 24
eISSN - 1065-514X
pISSN - 1026-7123
DOI - 10.1155/2001/90787
Subject(s) - cmos , passivation , scaling , materials science , reliability (semiconductor) , transistor , mosfet , silicon , voltage , degradation (telecommunications) , threshold voltage , chip , electronic engineering , optoelectronics , electrical engineering , nanotechnology , power (physics) , engineering , physics , thermodynamics , mathematics , geometry , layer (electronics)
Silicon-hydrogen bonds passivate the interface defects at the silicon-silicon dioxide interface of CMOS transistors. The activation of these bonds and subsequent creation of interface traps is an important source of transistor degradation at current operating conditions. There is now evidence for a distribution in the activation energies of these bonds instead of a single threshold value. We show that conventional CMOS scaling rules are substantially affected by this energy distribution, as it causes an increased probability of smaller devices having lower activation thresholds and therefore faster activation times. Further, we quantify the voltage shift necessary to overcome the decreased yield due to the increased number of early device failures, and show, for 0.1 μm MOSFET scaling, that this shift can be a considerable fraction of the conventionally designed supply voltage.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom