An Instruction-Level Power Analysis Model with Data Dependency | Zendy

Giuseppe Ascia | Zendy; Vincenzo Catania | Zendy; Maurizio Palesi | Zendy; Davide Sarta | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

An Instruction-Level Power Analysis Model with Data Dependency

Author(s) -

Giuseppe Ascia,

Vincenzo Catania,

Maurizio Palesi,

Davide Sarta

Publication year - 2000

Publication title -

vlsi design

Language(s) - English

Resource type - Journals

SCImago Journal Rank - 0.123

H-Index - 24

eISSN - 1065-514X

pISSN - 1026-7123

DOI - 10.1155/2001/82129

Subject(s) - computer science , microprocessor , dependency (uml) , software , reduced instruction set computing , embedded system , power consumption , power (physics) , field (mathematics) , computer architecture , instruction set , computer engineering , computer hardware , operating system , software engineering , physics , mathematics , quantum mechanics , pure mathematics

Power constraints are becoming a critical design issue in the field of portable microprocessor systems. The impact of software on overall system power is becoming increasingly important as more and more digital applications are implemented as embedded systems, part of which are hardware (ASICs) and part software in which a specific application is executed on a processor. In this paper, a data-dependent instruction-level power analysis model is presented. It is compared with the average cost model proposed by Tiwari et al. [1] in both estimation accuracy and characterisation time. The data-dependent model can be generalised to be applied to generic RISC processor. Application of the data-dependent model we propose sensibly reduces errors in estimating software power consumption per clock cycle which is lower than 10%, in the case of the ST20-C2P core.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research