z-logo
open-access-imgOpen Access
CADRE: A Low-power, Low-EMI DSP Architecture for Digital Mobile Phones
Author(s) -
Mike Lewis,
L.E.M. Brackenbury
Publication year - 2000
Publication title -
vlsi design
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.123
H-Index - 24
eISSN - 1065-514X
pISSN - 1026-7123
DOI - 10.1155/2001/47640
Subject(s) - computer science , digital signal processing , asynchronous communication , embedded system , clock gating , datapath , throughput , computer hardware , interrupt , instruction set , wireless , jitter , clock signal , microcontroller , computer network , clock skew , telecommunications
Current mobile phone applications demand high performance from the DSP, and futuregenerations are likely to require even greater throughput. However, it is important tobalance these processing demands against the requirement of low power consumptionfor extended battery lifetime. A novel low-power digital signal processor (DSP)architecture CADRE (Configurable Asynchronous DSP for Reduced Energy) addressesthese requirements through a multi-level power reduction strategy. A parallel architectureand configurable compressed instruction set meets the throughput requirementswithout excessive program memory bandwidth, while a large register file reduces thecost of data accesses. Sign-magnitude representation is used for data, to reduce switchingactivity within the datapath. Asynchronous design gives fine-grained activity controlwithout the complexities of clock gating, and gives low electromagnetic interference.Finally, the operational model of the target application allows for a reduced interruptstructure, simplifying processor design by avoiding the need for exact exceptions

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom