English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

In high-speed digital systems and high-resolution display devices, the jitter effect ofphase-locked loops (PLL) limits the system performance. Power supply noise coupling isone of the major causes of PLL jitter problems, especially with mixed-signal systems.The paper presents a targeted 5.0V 500 MHz PLL which is implemented by a 0.6 um1P3M digital CMOS technology. The features of the proposed design include a load-optimized3-stage VCO, a frequency limiter RC circuit, and a ratioed VCO controllingcurrent mirror. The jitter, thus, is reduced to 72.693 ps at 600 MHz at the presence ofsupply noise, while the sensitivity is limited to 286.6 ps/V. This high-noise immunitydesign allows that the PLL can be integrated with digital circuits

A Practical Load-optimized VCO Design for Low-jitter 5V 500 MHz Digital Phase-locked Loop