z-logo
open-access-imgOpen Access
Multilevel k‐way Hypergraph Partitioning
Author(s) -
George Karypis,
Vipin Kumar
Publication year - 1999
Publication title -
vlsi design
Language(s) - English
Resource type - Book series
SCImago Journal Rank - 0.123
H-Index - 24
eISSN - 1065-514X
pISSN - 1026-7123
ISBN - 1-58113-109-7
DOI - 10.1155/2000/19436
Subject(s) - hypergraph , computer science , theoretical computer science , algorithm , mathematics , combinatorics
In this paper, we present a new multilevel k-way hypergraph parti- tioning algorithm that substantially outperforms the existing state- of-the-art K-PM/LR algorithm for multi-way partitioning. both for optimizing local as well as global objectives. Experiments on the ISPD98 benchmark suite show that the partitionings produced by our scheme are on the average 15% to 23% better than those pro- duced by the K-PM/LR algorithm, both in terms of the hyperedge cut as well as the K 1 metric. Furthermore, our algorithm is sig- nificantly faster, requiring 4 to 5 times less time than that required by K-PM/LR.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom