A Multi-Terminal Net Router for Field-Programmable Gate Arrays | Zendy

Dinesh Bhatia | Zendy; Amit Chowdhary | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

A Multi-Terminal Net Router for Field-Programmable Gate Arrays

Author(s) -

Dinesh Bhatia,

Amit Chowdhary

Publication year - 1994

Publication title -

vlsi design

Language(s) - English

Resource type - Journals

SCImago Journal Rank - 0.123

H-Index - 24

eISSN - 1065-514X

pISSN - 1026-7123

DOI - 10.1155/1996/79127

Subject(s) - router , routing (electronic design automation) , computer science , static routing , computer network , routing information protocol , link state routing protocol , parallel computing , distributed computing , routing protocol

This paper presents a router for routing multi-terminal nets in field-programmable gate arrays (FPGAs). The router does not require pre-assignment of routing channels, a phase that is normally accomplished during global routing. This direct routing approach greatly enhances the probability of routing (routability). The multi-terminal routing greatly reduces the total wire length as it approximates a Steiner tree. The total number of segments required to route the circuits is usually less as compared to other routing approaches. The router has generated excellent routing results for some industrial circuits. The memory requirements for this router are very low. The time needed for the routing is linear with respect to the size of the circuit

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research