z-logo
open-access-imgOpen Access
Stepwise Transformation of Algorithms into Array Processor Architectures by the DECOMP
Author(s) -
Uwe Vehlies
Publication year - 1994
Publication title -
vlsi design
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.123
H-Index - 24
eISSN - 1065-514X
pISSN - 1026-7123
DOI - 10.1155/1995/76861
Subject(s) - computer science , transformation (genetics) , parallel computing , computation , processor array , massively parallel , algorithm , data flow diagram , automation , computer architecture , mechanical engineering , biochemistry , chemistry , engineering , gene , database
A formal approach for the transformation of computation intensive digital signal processing algorithms intosuitable array processor architectures is presented. It covers the complete design flow from algorithmic specificationsin a high-level programming language to architecture descriptions in a hardware description language. Thetransformation itself is divided into manageable design steps and implemented in the CAD-tool DECOMP whichallows the exploration of different architectures in a short time. With the presented approach data independentalgorithms can be mapped onto array processor architectures. To allow this, a known mapping methodology forarray processor design is extended to handle inhomogeneous dependence graphs with nonregular data dependences.The implementation of the formal approach in the DECOMP is an important step towards designautomation for massively parallel systems

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom