Analysis and Design of Regular Structures for Robust Dynamic Fault Testability

Recent methods of synthesizing logic that is fully and robustly testable for dynamic faults, namely path delay,transistor stuck-open and gate delay faults, rely almost exclusively on flattening given logic expressions into sum-of-products form, minimizing the cover to obtain a fully dynamic-fault testable two-level representation of thefunctions, and performing structural transformations to resynthesize the circuit into a multilevel network, whilealso maintaining full dynamic-fault testability. While this technique will work well for random or control logic,it is not practical for many regular structures. To deal with the synthesis of regular structures for dynamic-fault testability, we present a method that involvesthe development of a library of cells for these regular structures such that the cells are all fully path-delay-fault,transistor stuck-open fault or gate-delay-fault testable. These cells can then be utilized whenever one of thesestandard functions is encountered. We analyze various regular structures such as adders, arithmetic logic units, comparators, multipliers, and paritygenerators to determine if they are testable for dynamic faults, or how they can be modified to be testable fordynamic faults while still maintaining good area and performance characteristics. In addition to minimizing thearea and delay, another key consideration is to get designs which can be scaled to an arbitrary number of bitswhile still maintaining complete testability. In each case, the emphasis is on obtaining circuits which are fullypath-delay-fault testable. In the process of design modification to produce fully robustly testable structures, wehave derived a number of new composition rules that allow cascading individual modules while maintaining robusttestability under dynamic fault models.