On-chip logic minimization
Author(s) -
Roman Lysecky,
Frank Vahid
Publication year - 2003
Publication title -
proceedings of the 40th conference on design automation - dac '03
Language(s) - Uncategorized
Resource type - Conference proceedings
DOI - 10.1145/775914.775918
Subject(s) - minification , computer science , logic synthesis , logic gate , chip , algorithm , programming language , telecommunications
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom