z-logo
open-access-imgOpen Access
On-chip logic minimization
Author(s) -
Roman Lysecky,
Frank Vahid
Publication year - 2003
Publication title -
proceedings of the 40th conference on design automation - dac '03
Language(s) - Uncategorized
Resource type - Conference proceedings
DOI - 10.1145/775914.775918
Subject(s) - minification , computer science , logic synthesis , logic gate , chip , algorithm , programming language , telecommunications

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom