z-logo
open-access-imgOpen Access
System level interconnect design for network-on-chip using interconnect IPs
Author(s) -
Jian Liu,
Meigen Shen,
LiRong Zheng,
Hannu Tenhunen
Publication year - 2003
Publication title -
citeseer x (the pennsylvania state university)
Language(s) - Uncategorized
Resource type - Conference proceedings
DOI - 10.1145/639952.639953
Subject(s) - bottleneck , interconnection , computer science , network on a chip , bandwidth (computing) , computer architecture , scheme (mathematics) , electronic engineering , system on a chip , embedded system , engineering , computer network , mathematical analysis , mathematics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom