z-logo
open-access-imgOpen Access
Tolerating node failures in cache only memory architectures
Author(s) -
Alain Gefflaut,
Charles M. Morin,
Michel Banâtre
Publication year - 1994
Publication title -
proceedings
Language(s) - English
Resource type - Conference proceedings
ISSN - 1530-0803
DOI - 10.1145/602770.602837
Subject(s) - computer science , cache , parallel computing , cache only memory architecture , node (physics) , computer architecture , operating system , embedded system , cpu cache , cache coloring , engineering , structural engineering

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom