z-logo
open-access-imgOpen Access
Performance characterization of a hardware mechanism for dynamic optimization
Author(s) -
Brian Fahs,
Satarupa Bose,
Matthew M. Crum,
Brian Slechta,
Francesco Spadini,
Tony Tung,
Sanjay J. Patel,
Steven S. Lumetta
Publication year - 2001
Language(s) - English
DOI - 10.1145/563998.564003
We evaluate the rePLay microarchitecture as a means for reducing application execution time by facilitating dynamic optimization. The framework contains a programmable optimization engine coupled with a hardware-based recovery mechanism. The optimization engine enables the dynamic optimizer to run concurrently with program execution. The recovery mechanism enables the optimizer to make speculative optimizations without requiring recovery code.We demonstrate that a rePLay configuration performing a small suite of simple optimizations on Alpha code attains an average of 13% reduction in execution cycles on the SPEC2000 integer benchmarks over a rePLay configuration not performing optimizations, and a 21% reduction over an aggressive standard superscalar microarchitecture.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom