Open AccessStatic bus schedule aware scratchpad allocation in multiprocessors
Author(s) -
Sudipta Chattopadhyay,
Abhik Roychoudhury
Publication year - 2012
Publication title -
acm sigplan notices
Language(s) - Uncategorized
Resource type - Journals
SCImago Journal Rank - 0.31
H-Index - 99
eISSN - 1558-1160
pISSN - 0362-1340
DOI - 10.1145/2345141.1967680
Subject(s) - computer science , mpsoc , schedule , compiler , worst case execution time , cache , parallel computing , embedded system , power consumption , register allocation , limiting , execution time , operating system , system on a chip , power (physics) , mechanical engineering , physics , quantum mechanics , engineering
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom