z-logo
open-access-imgOpen Access
Hardware-based text-to-braille translator
Author(s) -
Xuan Zhang,
César Ortega-Sánchez,
Iain Murray
Publication year - 2006
Publication title -
citeseer x (the pennsylvania state university)
Language(s) - English
Resource type - Conference proceedings
ISBN - 1-59593-290-9
DOI - 10.1145/1168987.1169029
Subject(s) - braille , computer science , vhdl , field programmable gate array , hardware description language , software , computer hardware , chip , carry (investment) , programming language , computer architecture , operating system , telecommunications , finance , economics
This paper describes the hardware implementation of a text to Braille Translator using Field-Programmable Gate Arrays (FPGAs). Different from most commercial software-based translators, the circuit presented is able to carry out text-to-Braille translation in hardware. The translator is based on the translating algorithm, proposed by Paul Blenkhorn [1]. The Very high speed Hardware Description Language (VHDL) was used to describe the chip in a hierarchical way. The test results indicate that the hardware-based translator achieves the same results as software-based commercial translators.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom