Transient-to-Digital Converter for System-Level Electrostatic Discharge Protection in CMOS ICs
Author(s) -
Ming-Dou Ker,
Cheng-Cheng Yen
Publication year - 2009
Publication title -
ieee transactions on electromagnetic compatibility
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.655
H-Index - 91
eISSN - 1558-187X
pISSN - 0018-9375
DOI - 10.1109/temc.2009.2018124
Subject(s) - fields, waves and electromagnetics , engineered materials, dielectrics and plasmas
A new on-chip RC -based transient detection circuit for system-level electrostatic discharge (ESD) protection is proposed, which can detect fast electrical transients during the system-level ESD test. A novel on-chip transient-to-digital converter composed of four RC -based transient detection circuits and four different RC filter networks has been successfully designed and verified in a 0.18- $\mu$ m CMOS process with 3.3-V devices. The output digital thermometer codes of the proposed on-chip transient-to-digital converter correspond to different ESD voltages under system-level ESD tests. The proposed on-chip transient-to-digital converter can be further combined with firmware cooperation to provide an effective solution to solve the system-level ESD protection issue in microelectronic systems equipped with CMOS ICs.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom