z-logo
open-access-imgOpen Access
A 16GHz optical cache memory architecture for set-associative mapping in chip multiprocessors
Author(s) -
Pavlos Maniotis,
D. Fitsios,
George T. Kanellos,
Nikos Pleros
Publication year - 2014
Language(s) - English
DOI - 10.1109/ofc.2014.6886742

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom