Chip-level 10-Gbit/s optical interconnects using 1 × 2 polymer vertical splitter on silicon substrate | Zendy

AI Assistant Blog Pricing

Open Access

Chip-level 10-Gbit/s optical interconnects using 1 × 2 polymer vertical splitter on silicon substrate

Author(s) -

Chin-Ta Chen,

Po-Kuan Shen,

Teng-Zhang Zhu,

Chia-Chi Chang,

Shu-Shuan Lin,

Mao-Yuan Zeng,

Chien-Yu Chiu,

Hsu-Liang Hsiao,

Hsiao-Chin Lan,

Yun-Chih Lee,

Yo-Shen Lin,

Mount-Learn Wu

Publication year - 2014

Language(s) - Uncategorized

DOI - 10.1109/ofc.2014.6886567

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom

About

About Careers Publisher Partners Contact Us Get Organisational Trial or Quote

Learn

FAQs Blog Terms of Use Privacy Policy

Download the Zendy App

Download on the

Discover

Explore

Copyright Knowledge E © 2026. All Rights Reserved.