z-logo
open-access-imgOpen Access
A Catalog of Hardware Acceleration Techniques for Real-Time Reconfigurable System on Chip
Author(s) -
Neil W. Bergmann,
Peter Waldeck,
John A. Williams
Publication year - 2003
Language(s) - English
DOI - 10.1109/iwsoc.2003.10004
The new technology of reconfigurable System-on-Chip is shown to be a good match to the requirements of realtime embedded systems. In particular, the judiciou s use of specialised data processing peripherals can reduce the CPU load significantly and greatly ease the task of guaranteeing that real-time deadlines are met in co mplex multi-processing real-time systems. A catalog of o ther possible uses for the reconfigurable logic resource s on such a chip which can assist in improving real-time system performance is also presented.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom