z-logo
open-access-imgOpen Access
Automatic Delay Calibration Method for Multi-channel CMOS Formatter
Author(s) -
Ahmed Rashid Syed
Publication year - 2004
Publication title -
2004 international conferce on test
Language(s) - English
Resource type - Book series
ISBN - 0-7803-8581-0
DOI - 10.1109/itc.2004.40
This paper describes the technique used for automatically calibrating vernier delay steps in Credence CMOS formatter--RIC/DICMOS. Embedded within the timing generation IC, RIC/DICMOS provides formatted levels and internal strobe markers for eight independent pinelectronics channels at up to 800 Mbps with +/- 81ps accuracy. Utilizing the on-chip, run-time auto-calibration circuit, all eight RIC/DICMOS vernier channels can be calibrated in parallel nearly 500 times faster than the prior generation formatters. Furthermore, the same calibration circuit can also provide 16-bit time-period or frequency counts for upto eight independent off-chip signals.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom