z-logo
open-access-imgOpen Access
A Simplified Model of Carbon Nanotube Transistor with Applications to Analog and Digital Design
Author(s) -
Saurabh Sinha,
Asha Balijepalli,
Yu Cao
Publication year - 2008
Publication title -
9th international symposium on quality electronic design (isqed 2008)
Language(s) - English
DOI - 10.1109/isqed.2008.99
A compact model for the Carbon nanotube transistor (CNFET) is presented in this work. This simple model aids the first-order analysis for digital and analog design with CNFET. Based on the physical understanding of ballistic transport in the CNFET channel and tunneling at the Schottky barrier contacts, we develop a set of closed-form expressions that predict the device behavior with varying process and bias conditions. Using this model, we compare a CNFET with 22nm MOSFET in both digi-tal and analog domains. We conclude that (1) a CNFET digital circuit can be more than 10X faster than 22nm CMOS; (2) there is 10X improvement in gm for compara-ble device dimensions, and (3) 25X improvement in gDS for comparable saturation current. This simple, scalable model is an efficient tool for analytical treatment of CNFET based circuits, revealing potential design oppor-tunities, especially in the analog domain.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom