A practical low-power memristor-based analog neural branch predictor
Author(s) -
Jianxing Wang,
Yenni Tim,
Weng-Fai Wong,
Hai Helen Li
Publication year - 2013
Publication title -
international symposium on low power electronics and design (islped)
Language(s) - English
Resource type - Conference proceedings
ISBN - 978-1-4799-1235-3
DOI - 10.1109/islped.2013.6629290
Subject(s) - communication, networking and broadcast technologies , components, circuits, devices and systems , computing and processing , power, energy and industry applications
Recently, the discovery of memristor brought the promise of high density, low energy, and combined memory/arithmetic capability into computing. This paper demonstrates a practical neural branch predictor based on memristor. By using analog computation techniques, as well as exploiting the accuracy tolerance of branch prediction, our design is able to efficiently realize a neural prediction algorithm. Compared to the digital counterpart, our method achieves significant energy reduction while maintaining a better prediction accuracy and a higher IPC. Our approach also reduces the resource and energy required by an alternative design.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom